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Abstract—In this paper, a highly-efficient single-switch-
regulated resonant wireless power receiver with hybrid 
modulation is proposed. To achieve both high efficiency and good 
output voltage regulation, phase shift and pulse width hybrid 
modulation are simultaneously applied. The soft switching 
operation in this topology is achieved by the cycle-by-cycle phase 
shift adjustment between the input current and the gate drive 
signal and also attributed to the reactive components such as the 
series-compensated secondary coil (Ls, Cs) and the parasitic 
capacitor of the active switch (Cs1). The soft switching operation 
also leads to high efficiency and low EMI. By adjusting the duty 
ratio of the switch, tight regulation of the output voltage can be 
attained. The steady-state and dynamic models of the resonant 
receiver with hybrid modulation are analytically derived in order 
to properly design the feedback controller. An experimental setup 
of a two-coil wireless power transfer (WPT) system, including the 
hardware prototype of the proposed receiver, is constructed for 
experimental verification. The experimental results show the 
effectiveness of the soft-switching operation in the receiver with a 
maximum AC−DC efficiency of 98% while maintaining good 
regulation of the output voltage, regardless of line and load 
variations.  
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I.  INTRODUCTION 
 
The rapid advancement in wireless power technology has 
completely transformed the way we recharge a myriad of 
battery-powered portable electronic devices because of its 
added convenience, durability and safety [1][6]. Nowadays, 
an increasing number of consumer electronic devices such as 
smartphones, smart watches, headsets, and tablets have already 
incorporated the Qi wireless charging function. According to 
the latest market survey [7], the total shipment of wireless 
power receivers is more than doubled that of the wireless power 
transmitter by 2022. To cope with the fast-growing market 
demand and more stringent requirements in medium-power 
WPT system [8], it is advantageous to develop a wireless power 
receiver that is efficient, compact, low-cost, and reliable for 
practical applications. Hence, the motivation of this research 
work is the introduction of a highly-efficient single-switch-
regulated resonant power receiver with hybrid modulation, 
which is characterized by a simple circuit structure, low 
component count, high AC-DC conversion efficiency, and 
good output voltage regulation.   
The conventional two-stage topology, which comprises a 
diode bridge rectifier and a regulated DC−DC converter (or 
LDO linear regulator), is more prevalent in commercial 
wireless power receivers [9][15]. Compared with the single-
stage counterpart, the two-stage solution is bulky, costly, 
inefficient and less reliable because it requires more power 
switches and passive components. In light of this, considerable 
research efforts have been devoted to developing various types 
of single-stage solutions [16]−[21]. In particular, an active full-
bridge rectifier is introduced, which can concurrently achieve 
high-frequency rectification and output voltage regulation [21]. 
Unfortunately, no soft switching operation is allowed, which 
degrades its efficiency and EMI performance. In addition, the 
synchronization between the resonant input current and gate 
driving signals becomes more sophisticated at higher switching 
frequencies, which may not be suitable for high-frequency 
WPT applications. In [19], even though the half-bridge-based 
solution can attain good output regulation, the use of 
complementary high-low-side active switches on the same 
bridge leg increases the risk of a direct short between the DC 
bus voltage and ground, which unavoidably undermines the 
reliability and robustness of the receiver. Moreover, the use of 
pulse density modulation produces significant output voltage 
ripples. A relatively bulky output capacitor is therefore needed 
to mitigate the output ripples.  
Recently, a number of single-stage single-switch wireless 
power receivers have emerged [16], [17], [22], which employ 
fewer power switches, thus making them more attractive 
solutions for WPT by offering higher reliability and lower cost. 
Nonetheless, these prior art have their own limitations. For 
example, the duty-cycle-regulated class-E rectifier in [16] 
suffers from high voltage stresses on the main switch and the 
diodes, which inevitably degrades its reliability and potentially 
shortens its operating lifetime. In [17], the phase-shift regulated 
class-E rectifier requires complicated design procedures and 
suffers from poor efficiency at light load condition. In [22], the 
main disadvantages of the multi-cycle-switching-regulated 
active rectifier include the use of a bulky output capacitor, a 
narrow regulation range, and lower efficiency. 
In this paper, a single-switch-regulated resonant wireless 
power receiver is proposed. This wireless power receiver 
carries the following merits: 1) concurrent high-frequency 
AC−DC rectification and DC regulation; 2) a wide range of 
output regulation; 3) robust output regulation against line and 
load disturbances; 4) soft-switching operation regardless of the 
coupling and load conditions; and 5) highly-efficient AC−DC 
energy conversion. This paper is organized as follows. Section 
II presents the circuit topology of the proposed single-switch 
resonant wireless power receiver and its operating principle. 
Section III discusses the design consideration, particularly, how 
to determine the minimum value of the output capacitor in order 
 to achieve a nearly-constant output voltage. Section IV 
compares the proposed wireless power receiver with its 
predecessors. Section V contains the experimental results. 
Finally, Section VI concludes this research work.  
 
II. HIGHLY-EFFICIENT SINGLE-SWITCH REGULATED 
RESONANT WIRELESS POWER RECEIVER SYSTEM 
 
A. Circuit Topology 
Fig. 1 shows a generic two-coil WPT system, with the 
emphasis on the proposed wireless power receiver. On the 
transmitter side, it is assumed that a voltage source inverter 
(VSI) (e.g. full-bridge/half-bridge inverter), that generates a 
square waveform with a fundamental frequency of fs and a 
series-compensated primary coil (Lp, Cp), where fs = 1/Ts = 
1/2 CpLp , is used. On the other hand, the wireless power 
receiver is made up of the series-compensated secondary coil 
(Ls, Cs, and fs = 1/2π CsLs ) and the single-switch resonant 
rectifier circuit, which consists of a power switch (S1), three 
capacitors (CS1, CD1, Co), a diode (D1), a resistive load (R), a 
synchronization circuit, and a microcontroller (MCU).  
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Fig. 1. Schematic diagram of a generic two-coil WPT system with 
the proposed wireless power receiver. 
 
Basically, the topology of the proposed receiver is a semi-
active class-D rectifier. S1 and D1 operate in a complementary 
manner which determines the nominal value of the output 
voltage. CS1 and CD1 are parasitic capacitors of S1 and D1, 
respectively. Co is the output capacitor for minimizing the 
output voltage ripple.  
In contrast to conventional class-D synchronous rectifiers for 
DC-DC conversion applications [23]−[25], the proposed 
wireless power receiver overcomes the following design 
challenges: 1) Enable synchronization between resonant current 
and the gate driving waveform of the receiver; 2) Maintain soft 
switching and good output regulation for a wide range of load 
and coupling coefficient values by employing hybrid 
modulation; 3) Make use of standard steady-state and small-
signal models to analyze static and dynamic performance of the 
closed-loop system; and 4) Achieve concurrent high-frequency 
AC−DC rectification and DC output regulation by employing 
the model-based controller design method. 
 
 
B. Operating Principles 
In the ensuing discussion, the following assumptions are 
made: 1) For simplicity, ideal circuits are assumed and hence, 
the equivalent series resistance (ESR) of the passive component 
can be neglected; 2) The quality factor of the resonant tanks, 
namely, (Lp, Cp) and (Ls, Cs), is sufficiently high so that only the 
fundamental component of the current is taken into 
consideration; and 3) The value of the output capacitor Co is 
large enough so that a constant DC voltage with reasonably 
small ripple is produced.  
Due to the inherent property of series-series compensation, 
the input current of the wireless power receiver iLs is only a 
function of the fundamental component of the output voltage of 
the VSI at the transmitter side and the coupling coefficient M 
[26], [27]. Consequently, iLs can be treated as a current source 
at the receiver side, which is expressed as 
 
𝑖௅௦ ൌ |I௅௦| sinሺ2𝜋𝑓௦𝑡ሻ.    (1) 
By using iLs as a reference signal, the ideal waveforms of the 
key signals (i.e., vgs, vCS1, vCD1, iCD1, and vo) of the single-switch-
regulated resonant wireless power receiver wireless are 
graphically illustrated in Fig. 2.  
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Fig. 2. Key waveforms of the single-switch-regulated resonant 
wireless power receiver system. 
 
In particular, the gate-to-source voltage (vgs) of S1, i.e., the gate 
drive PWM signal (with a duty ratio of D), has a time delay of 
tf relative to the zero-crossing point of the positive cycle of iLs. 
By considering the on/off switching state of S1 and the 
charging/discharging period of CS1 and CD1, four distinct states 
can be defined for the receiver, namely, State I for nTs ≤ t < (nTs 
+ tf), State II for (nTs + tf) ≤ t < (n + D)Ts + tf, State III for (n + 
D)Ts + tf ≤ t < (n + D)Ts + tf + tr, and State IV for (n + D)Ts + tf 
+ tr ≤ t < (1 + n)Ts, where tf and tr are the fall and rise time of 
the voltage across CS1 (i.e., VCs1), respectively, n is an arbitrary 
nonnegative integer number, and D is the on-time duty ratio of 
the switch. Fig. 3(a)(d) shows the equivalent circuit model in 
each of the four states. 
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Fig. 3 Equivalent circuit model in (a) State I; (b) State II; (c) State 
III; (d) State IV, (e) State V. 
 
State I [nTs ≤ t < (nTs + tf)]: 
Fig. 3(a) shows the equivalent circuit model of the receiver 
circuit in State I. At t = nTs, the diode current iCD1 drops to zero 
and stops conducting naturally, resulting in a zero-current-
switching (ZCS) turn-off operation of the diode. When t > nTs, 
iLs charges CD1 and also discharges CS1 at the same time. By 
using KCL and KVL, we have 
 
൝𝐶஽ଵ
𝑑𝑣஼஽ଵ
𝑑𝑡 െ 𝐶ௌଵ
𝑑𝑣஼ௌଵ
𝑑𝑡 ൌ 𝑖௅௦𝑣஼஽ଵ ൅ 𝑣஼ௌଵ ൌ 𝑣ை.
. (2)  
 
Meanwhile, the output capacitor Co supplies current to the load 
R. Mathematically, we can write 
 
𝐶ை 𝑑𝑣௢𝑑𝑡 ൌ
𝑣௢
𝑅 . (3) 
 
State II [(nTs + tf) ≤ t < (n + 0.5)Ts]: 
Fig. 3(b) contains the equivalent circuit model of the receiver 
circuit in State II. At t = (nTs + tf), vCs1 returns to zero volts and 
afterwards, S1 is turned on at the rising edge of vgs. This enables 
zero-voltage-switching (ZVS) turn-on operation. After S1 is 
switched on, vCS1 and vCD1 are clamped at zero volts and vo, 
respectively, i.e., vCs1(nTs + tf) = 0 and vCD1(nTs + tf) = vo. By 
substituting these two conditions into (2) and solving for tf, 
where tf is the time interval of State I (tf), we have 
 
𝑡௙ ൎ ඨሺ𝐶஽ଵ ൅ 𝐶ௌଵሻ𝑣ை𝜋𝑓௦|I௅௦| . (4) 
 
State III [(n + 0.5)Ts ≤ t < (n + D)Ts + tf]: 
Fig. 3(c) contains the equivalent circuit model of the receiver 
circuit in State II. At t = (n+0.5)Ts, iLs returns to zero and 
becomes negative, while S1 remains on. During State II and III, 
iLs transfers the input energy to both the output capacitor Co and 
the load R via S1, which can be written as 
 
𝐶ை 𝑑𝑣௢𝑑𝑡 ൌ 𝑖௅௦ െ
𝑣௢
𝑅 .  (5) 
To allow proper regulation of the output voltage (vo), the range 
of the duty ratio (D) is defined as 
 
 12 െ 𝑓௦𝑡௙ ൑ 𝐷 ൑ 1 െ 2𝑓௦𝑡௙. (6) 
 
State IV [(n + D)Ts + tf ≤ t < (n + D)Ts + tf + tr]: 
Fig. 3(d) shows the equivalent circuit model of the receiver 
circuit in State III. At t = (n + D)Ts + tf, S1 is turned off with 
zero voltage. Afterwards, iLs, which is in the negative half cycle, 
starts discharging CD1 and charging CS1 simultaneously. The 
charging procedure can thus be mathematically represented as 
 
൝𝐶஽ଵ
𝑑𝑣஼஽ଵ
𝑑𝑡 െ 𝐶ௌଵ
𝑑𝑣஼ௌଵ
𝑑𝑡 ൌ 𝑖௅௦𝑣஼஽ଵ ൅ 𝑣஼ௌଵ ൌ 𝑣ை
. 
 
(7) 
Meanwhile, Co continues to supply current to the load R. Hence, 
we have 
 𝐶ை 𝑑𝑣௢𝑑𝑡 ൌ
𝑣௢
𝑅 . 
 (8) 
State V [(n + D)Ts+ tf + tr ≤ t < (1 + n)Ts]: 
Fig. 3(e) contains the equivalent circuit model of the receiver 
circuit in State IV. At t = (n + D)Ts + tf  + tr, vCD1 returns to zero 
volts and D1 starts conducting. After D1 is forward biased, vCD1 
and vCD1 are clamped at vo and zero volts, respectively, i.e., 
vCs1[(n + D)Ts + tf +tr] = vo and vCD1[(n + D)Ts+ tf +tr] = 0. By 
substituting these two conditions into (6), tr can be obtained as 
𝑡௥ ൌ 1 െ 𝐷𝑓௦ െ 𝑡௙ െ
1
2𝜋𝑓௦ arccos ቆcos൫2𝜋ሺ𝐷 ൅ 𝑓௦𝑡௙ሻ൯
൅ 2𝜋𝑓௦ሺ𝐶஽ଵ ൅ 𝐶ௌଵሻ𝑣ை|I௅௦| ቇ . 
    
(9) 
From Fig. 2, Qf and Qr represent the total charge transferred 
during the switching intervals tf and tr, respectively. Since Qf = 
Qr, the average current of iLS in State III is higher than that in 
State I. Hence, tf becomes larger than tr. Note that in this 
particular state, when D1 conducts, iLs freewheels through D1 
and no energy is transferred to the output. Co continues to 
discharge its current to the load R. By KCL, we can write 
 
𝐶ை 𝑑𝑣௢𝑑𝑡 ൌ
𝑣௢
𝑅 .  
(10) 
 
At t = (1 + n)Ts, the circuit enters State I of the next switching 
period and the aforementioned state transitions will repeat.  
 
C. Steady-State Model 
 
By invoking state-space averaging on the output capacitor Co, 
the relationship between the duty ratio (D) and the output 
voltage (vo) based on the steady-state model can be analytically 
derived as 
𝐶ை 𝑑𝑣௢𝑑𝑡 ൌ
1
𝑇௦ න 𝑖௅௦
ሺ௡ା஽ሻ ೞ்ା௧೑
௡ ೞ்ା௧೑
𝑑𝑡 െ 𝑣௢𝑅  
ൌ |I௅௦|2𝜋 ൫cos൫2𝜋𝑓௦𝑡௙൯ െ cos൫2𝜋𝐷 ൅ 2𝜋𝑓௦𝑡௙൯൯ െ
𝑣௢
𝑅 .  
(11) 
Since ௗ௩೚ௗ௧ ൌ 0  in steady-state condition, the L.H.S. of (11) becomes zero and hence, by re-arranging, vo can be obtained as 
𝑣௢ ൌ |I௅௦|𝑅2𝜋 ൫cos൫2𝜋𝑓௦𝑡௙൯ െ cos൫2𝜋𝐷 ൅ 2𝜋𝑓௦𝑡௙൯൯.  (12) 
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Fig. 4. Plots of output voltage vo versus duty cycle D, tf versus 
CD1, tf versus CS1 and tf versus fs. 
 
Fig. 4 shows plot of vo against D based on (12) and plots of tf  
versus CD1, CS1, and tf . Clearly, vo can be regulated by adjusting 
the variable D. It is observed that the maximum voltage is 
achieved if D = 0.5 − fstf for a given value of R. The fact that 
the output voltage is highly dependent on R implies that a 
closed-loop system is needed in order to achieve tight 
regulation of the output voltage. The value of tf increases as CD1 
and CS1 increased, while tf drops as fs increased.  
Fig. 5 shows the relationship between the output voltage (vo) 
and the duty ratio (D) with and without resonant capacitors (CS1, 
CD1). The latter is referred to as the ideal case since an ideal 
switch (or diode) contains no parasitic capacitances, i.e., CS1 = 
0 (or CD1 = 0). By comparing the two curves in Fig. 5, the output 
voltage (vo) with resonant capacitors (i.e., the bottom curve) is 
reduced by 1/π│ILs│Rmax×(1 − cos(2πfstf)), compared with that 
 without resonant capacitors (i.e., the top curve). In addition, the 
minimum and maximum value of D is shifted by fstf and 2fstf, 
respectively, as illustrated in Fig. 5.  
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Fig. 5. Plots of output voltage (vo) versus duty ratio (D) with and 
without resonant capacitors (CS1, CD1) at the maximum load Rmax. 
 
 
III. DESIGN CONSIDERATIONS AND IMPLEMENTATION 
 
A. Design of Reactive Components 
Design of Ls and Cs. The design objective of Ls is that the quality 
factor QLs of the coil is higher than the desired quality factor Q, 
i.e. QLs ≥ Q. Given that the equivalent series resistance (ESR) 
of Ls is RLs-ESR, Ls is designed as 
𝑄௅௦ ൌ 2𝜋𝑓௦𝐿௦𝑅௅௦ିாௌோ ൒ 𝑄 ⇒  𝐿௦ ൒
𝑄𝑅௅௦ିாௌோ
2𝜋𝑓௦ .  
(13) 
Correspondingly, due to the use of series-series compensation, 
the capacitor Cs is sized as 
𝐶௦ ൌ 1ሺ2𝜋𝑓௦ሻଶ𝐿௦. (14) 
 
Deign of the Output Capacitor (Co). The design objective of the 
output capacitor is to maintain a constant output voltage vo with 
sufficiently small voltage ripple ∆vo, i.e., ∆vo ≤ x%  vo. Fig. 6 
provides a graphical illustration of the root cause of the output 
voltage ripple.  
Qripple
∆vovo
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t
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 Fig. 6. Illustration of the root cause of the output voltage ripple. 
 
Basically, the rise of the output voltage is attributed to the 
accumulation of charge Qripple, which is given by 
 
∆𝑣௢ ൌ 𝑥%𝑣௢ 
ൌ 𝑄௥௜௣௣௟௘𝐶௢ ൒
׬ 𝑖௅௦ሺ௡ା଴.ହሻ ೞ்௡ ೞ் 𝑑𝑡
𝐶௢ ൌ
|I௅௦|
𝜋𝑓௦𝐶௢.  
(15) 
Hence, the minimum value of the output capacitor is given by   
𝐶௢ ൒ |I௅௦|𝑥%𝑣௢𝜋𝑓௦. (16)  
Design of CD1 and CS1. Since CD1 and CS1 are the parasitic 
capacitance of the diode D1 and switch S1, the values can be 
obtained from their datasheets.  
 
B. Derivation of the Small-Signal Model and Feedback Control 
for Output Voltage Regulation 
  
(a) Bode magnitude plot  
 
  
(b) Bode phase plot 
 
Fig. 7. Theoretical and simulated Bode plots of the open-loop 
control-to-output voltage using the small-signal model 
By linearizing (11) and considering the AC perturbation of duty 
cycle D, the resulting small-signal control-to-output linearized 
equation can be written as 
 
 
𝐶ை 𝑑𝑣௢෦𝑑𝑡 ൌ |I௅௦|𝐷෩ sin൫2𝜋𝐷 ൅ 2𝜋𝑓௦𝑡௙൯ െ
𝑣௢෦
𝑅 .  (17) 
Fig. 7 shows the Bode plots of the theoretical and simulated 
small-signal models at D = 0.5,│ILs│= 1 A, R = 30 Ω, fstf  = 0.1, 
and Co = 100 µF. As is evident in Fig. 7(a) and (b), the 
theoretical and simulation results are in close agreement, 
thereby validating the accuracy of the derived small-signal 
equation from (15). Also, the phase plot in Fig. 7(b) shows that 
the phase of the open-loop system decreases from −180 to 
−270. It is important to note that the use of conventional 
proportional-integral (PI) controller with positive proportional 
and integral coefficients (kp and ki) is unable to provide 
adequate phase boosting for the uncompensated system, which 
leads to unstable transient response because of insufficient 
phase margin and unacceptably large steady-state error due to 
relatively low DC gain [28]. To address this issue, a modified 
proportional-integral (PI) controller, as shown in Fig. 8, with 
negative values of kp and ki is employed to attain accurate and 
stable regulation of the output voltage. In addition, an anti-
windup scheme is used to prevent overflow of the integrator and 
to ensure linear operation of the PI controller. Specifically, the 
anti-windup loop is added to avoid integrator wind-up, which 
can occur when the duty ratio (D) is saturated. In other words, 
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 it prevents the actual value of D from exceeding beyond its 
upper and lower limits, as defined in equation (6).   
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Fig. 8. Block diagram of the modified PI controller with anti-
windup. 
 
The proper values of the proportional gain kp and integral gain 
ki of the PI compensator can be determined as follows.   
𝑘௣ ൌ 2𝜋𝑓௖𝐶ை|I௅௦| sin൫2𝜋𝐷 ൅ 2𝜋𝑓𝑠𝑡𝑓൯
, 𝑘௜ ൌ 𝑘௣𝑅𝐶ை. 
 
(18) 
where fc is the desired crossover frequency. Fig. 9 shows the 
resulting Bode plots of the open-loop transfer function and the 
closed-loop transfer function of the system with kp = −1.07 and 
ki = −356. The numerical results of the closed-loop transfer 
function show that the crossover frequency is at 1 kHz with a 
phase margin of 90 and a low-frequency gain (at 10 Hz) is 40 
dB. The phase margin of 90 ensures a stable closed-loop 
response and the static gain at DC is high enough (> 40 dB) to 
eliminate the steady-state error. 
 
  
(a) Bode magnitude plot  
 
  
(b) Bode phase plot 
 
Fig. 9. (a) Bode magnitude plot and (b) bode phase plot of the open-
loop and closed-loop transfer function. 
 
C. Synchronization and Hybrid modulation 
 
Fig. 10 shows the functional block diagram of the frequency 
synchronization and hybrid modulation scheme. The frequency 
synchronization is implemented by using the PWM1 module 
whereas the hybrid modulation is realized by using the PWM2 
module of the microcontroller (part number: TMS320F28335). 
Fig. 11 shows the ideal waveforms of the key signals in 
frequency synchronization and hybrid modulation.   
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InSYNCFrequency Synchronization
Eq.(4)
Hybrid Modulation
tf
Gain
2πfs Gain π
+
+Vref
Sync
  
Fig. 10. Block diagram of the frequency synchronization and 
hybrid modulation. 
 
As can be seen in Fig. 10, an external comparator, which is part 
of the synchronization circuit, is employed to detect the zero-
crossing points of iLs and generate the corresponding square 
waveform labelled Sync [see Fig. 11]. 
Ts 
0.5Ts
iLs
Sync
TBCTR1CMP1(50%)
PWM 1
PWM2(vgs)
tf 
TBCTR2
CMP2(D)
DTs
t
t
t
t
t
t
Frequency Synchronization
Hybrid Modulation 0.5DTs+tf
  
Fig. 11. Ideal waveforms of the key signals in frequency 
synchronization and hybrid modulation. 
 
The MCU receives this external synchronization signal Sync via 
the GPIO32 pin, which is then used for EPWM 
synchronization. The rising edge of Sync triggers the counter of 
the PWM1 (TBCTR1) by counting from zero on a cycle-by-
cycle basis, which leads to a triangular carrier waveform for 
PWM1. The duty cycle of the PWM1 is set to be at 50%. 
Consequently, PWM1 is synchronized with iLs with a constant 
phase difference of 0.25Ts between them. In this way, frequency 
synchronization between iLS and D is realized. 
Subsequently, hybrid modulation is implemented on the 
PWM2 module using the PWM1 as a reference. The duty cycle 
D, which is obtained from the controller output [see Fig. 10], is 
used to compare with the counter of the PWM2 module 
TBCTR2 in order to adjust the pulse width of the PWM2. On 
top of them, the phase-shift modulation is realized by adjusting 
the phase difference between PWM1 and PWM2 (based on the 
internal synchronization signal InSYNC). The desired time 
delay tf is calculated from equation (4). To reduce the 
computation complexity, the real-time output voltage vo and 
│ILs│ in equation (4) are replaced by a fixed output voltage 
reference Vref and a constant value, respectively. Since the 
carrier waveform TBCTR2 is triangular in shape, the center of 
the resulting PWM2 is thus aligned with the valley of TBCTR2. 
Hence, to produce a phase shift of tf, TBCTR2 is simply shifted 
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 by 0.5DTs+tf. After performing normalization of the phase 
angle φ of PWM2 by 2π, the effective value of φ is given by 
 
                           𝜑 ൌ 2𝜋𝑓௦𝑡௙ ൅ 𝐷𝜋. 
 
  (19) 
Fig. 10 shows the implementation of (17) in the MCU. 
 
IV. COMPARATIVE STUDY 
 
Table I compares the proposed receiver with the prior art of 
single-power-switch solutions [16], [17], [22] in terms of 
topologies, compensation of receiver coil, resonant frequency, 
etc. As clearly shown in Table I, the proposed receiver uses only 
one power switch and achieves fully soft-switching operation 
on the switch and diode. The maximum AC-DC conversion 
efficiency reaches 98%, which is higher than its predecessors. 
The regulation frequency is identical to the resonant frequency, 
which eliminates the use of bulky reactive components. The 
switch-diode bridge structure can prevent the direct short circuit 
of the output terminals, thus enhancing the system reliability. 
Indeed, these features make it a very competitive solution for 
future WPT applications [3]. Compared with the existing class-
E-based solutions [16], [17], a significant advantage of the 
proposed receiver is that it has relatively low voltage stresses 
on the power switch. Even though the proposed solution 
requires an additional diode when compared with [17], the 
relatively low voltage stresses on both the switch and diode can 
justify the slight increase in the cost. Compared with the semi-
active class-D with pulse density modulation [22], the benefit 
of the proposed receiver is that it can achieve ZVS turn-on for 
the power switch, which results in higher efficiency and much 
higher output power. Additionally, the proposed solution 
allows the use of a much smaller output capacitance due to the 
relatively high regulation frequency. 
 
 
 
 
TABLE I. COMPARISON WITH EXISTING WPT RECEIVERS. 
 Proposed [16] [17] [22] 
Topology Semi-active Class D 
Modified 
Class E 
Active  
Class E 
Semi-active 
Class D 
Compensation 
of receiver coil 
Series 
compensation 
Series 
compensation 
Series 
compensation 
Series 
compensation 
Resonant 
frequency 200 kHz 6.78 MHz 200 kHz 1 MHz 
Regulation 
frequency 200 kHz 6.78 MHz 200 kHz 50 kHz 
Number of 
power switches 1 1 1 1 
Number of 
power diode 1 1 0 1 
Maximum 
Voltage stress Vo ≈3Vo ≈3Vo Vo 
Modulation Hybrid modulation PWM 
Phase-shift 
Modulation 
Pulse Density 
Modulation 
Implementation 
ease Yes No No Yes 
Soft switching 
operation 
ZVS for 
switch 
ZCS for diode 
ZVS for 
switch 
ZCS for diode 
ZVS for 
switch 
ZCS for 
switch and 
diode 
Output voltage, 
power 24 V, 16 W 10 V, 17 W 24 V, 16 W 3.1 V, 96 µW 
Maximum 
Efficiency 
98 % (Power 
stage) 
92 % (Power 
stage) 
93 % (Power 
stage) N/A 
 
TABLE II PARAMETERS OF COMPONENTS 
Part Value 
CD1, CS1 4.5 nF 
Ls 172 µH 
Cs 3300 pF + 330 pF 
Co 1000 µF 
 
TABLE III. PART NUMBER OF COMPONENTS. 
Part Part Number 
CD1, CS1 Parasitics of TK56A12N1 
Ls 
Custom-made 
circular copper air coil 
diameter = 29 cm 
Cs B32682A7332K000 (3300 pF) PHE448SB3330JR06 (330 pF) 
Co UVZ1H102MHD 
Gate Driver ADuM3223 
Comparator LM 393P 
Current Transformer AS-100 
MOSFET S1 TK56A12N1 
Diode D1 Body diode of TK56A12N1 
Microcontroller TMS320F28335 
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Fig. 12. Experimental setup (including the prototype of the 
proposed receiver). 
 
V. EXPERIMENTAL RESULTS 
 
A hardware prototype of the proposed WPT receiver with a 
switching frequency of 200 kHz switching frequency is 
constructed for experimental verification. The nominal output 
voltage is 24 V and the maximum power is 16 W. Fig. 12 shows 
a photo of the whole experimental setup including the prototype, 
in which the DP832 power suppliers, DSOX3204T oscilloscope, 
N2790A differential voltage probe, and 1147B current probe 
are used. Table II lists the design parameters and part numbers 
of the key components used in the prototype. 
 
A. Steady-State Performance 
 
Fig. 13 (a) and (b) shows the key waveforms of the proposed 
receiver in steady-state condition with vo = 24 V and io = 0.63 
A. The equivalent load resistance R is 38.09 Ω. The off-state 
time interval of vCD1 and vCS1 are measured to be around 2.66 µs 
and 2 µs, respectively. Hence the duty cycle D is around 0.532. 
The current of the coil iLs lead 0.5π against compensated 
capacitor voltage vCs. The voltage stress of the diode is 
measured to be 24 V while the measured peak-to-peak input 
current is 4.7 A. As a sanity check, by substituting the above 
 values of D, tf, iLs, and R into (13), the resulting theoretical 
output voltage is 24.56 V, which agrees very closely with the 
measured value of 24 V. 
vo
iLs
vCD1
io 0.63 A
24 V
24 V
4.7 A
2.64 µs
 (a) 
vCD1
iLs
vCS1
vCs 4.7 A
0.5π
24 V 2.00 µs
 (b) 
Fig. 13. Steady-state waveforms of vCD1, iLs, vo, vCs, vCS1 and io at a 
rated output power of 15 W. 
 
Fig. 14 shows the Fast Fourier Transformation (FFT) and 
THD analysis of the measured waveforms of vCD1 and iLs. The 
fundamental current and THD of the resonant current iLs are 
2.27 A and 2.33%. The high-order (3rd, 5th, 7th, …) harmonic 
components are suppressed by the wireless power coils. The 
fundamental voltage and THD of vCD1 are 15.02 V and 46.30%, 
respectively. Since the duty cycle is greater than 50%, the even-
order harmonic components are produced, thereby degrading 
the THD performance. Since iLs contains very limited harmonic 
components, the assumption that iLs is purely sinusoidal in the 
theoretical analysis remains valid. 
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(a) FFT analysis of iLs. 
0
5
10
15
20
25
Fundamental (200000Hz) = 15.02 
THD= 46.30%
0 1 2 3 4 5 6 7 8 9 10Harmonic order
0
5
10
15
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8Time (s) ×10
-5
Vo
lta
ge 
(V
)
Vo
lta
ge 
(V
)
 (b) FFT analysis of vCD1. 
Fig. 14. FFT analysis of the key AC waveforms. 
 
Fig. 15 shows the ZVS operation of the switch and ZCS 
operation of the diode. Fig. 15(a) shows the turn-on transition 
of the switch. As soon as iLs enters in its positive cycle, the 
voltage of the switch vCS1 starts dropping to zero. After vCS1 
reaches zero, the rising edge of vgs is applied to the switch which 
turns it on completely. Hence, the switch is turned on with ZVS. 
The measured falling time tf is 336 ns. As a sanity check, by 
substituting the corresponding values of vo, iLs, CD1, and CS1 into 
Eq. (4), the theoretical value is 382 ns, which is in good 
agreement with the measured value. Fig. 15(b) shows the ZCS 
turn-off transition of the diode. At the end of the conduction 
state of the diode, iLs, which flows through the diode, reaches 
zero. Hence, the diode is turned off automatically with ZCS. 
After a lapse of tf  = 336 ns, vCD1 finally reaches 24 V.  
 
 
vgs
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ZVS
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Qf
vCS1
iS1   
(a) ZVS turn-on of the switch. 
vCD1
iLs
tf  = 336 ns
ZCS
iD1
Qf
  
(b) ZCS turn-off of the diode. 
 
Fig. 15. Soft switching operations of the switch and diode. 
 
Fig. 16 shows the measured output voltage and efficiency 
values of the rectifier power circuit across different output 
power under output voltage regulation. The nominal output 
voltage is 24 V. The maximum steady-state error of the 
regulated output voltage is only 0.1 V, which is around 0.43% 
of the reference voltage as the power varies from 20% load 
power to full power. The maximum efficiency of the converter 
is around 98%, which is achieved at full load condition. At light 
load condition, the efficiency only reduces slightly to 94%. 
 
 
  
Fig. 16. Measured efficiency and output voltage of the proposed 
receiver system. 
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 Fig. 17 shows the measured output voltage vo and amplitude 
of iLs of power stage versus coils’ distance with output voltage 
regulation and an output power of 10 W. As the separation 
distance between the primary and secondary coils increases 
from 10.5 cm to 21.5 cm, the amplitude of iLs  increases from 
1.45 A (at 10.5 cm) to 2.6 A (at 21.5 cm). The maximum voltage 
regulation error is 0.1 V (which is 0.43% of the reference 
voltage). Hence, the experimental results in either Fig. 16 or Fig.  
17 indicate that the steady-state output voltage regulation error 
is relatively small over a wide line or load range. 
 
 
  
Fig. 17. Output voltage vo and amplitude of iLs of power stage 
versus the coils’ separation distance with output voltage regulation. 
 
B. Dynamic Performance 
 
Fig. 18 shows the measured waveforms of the rectifier 
operating with synchronization on/off transition. Prior to the 
enabling of synchronization, the waveforms of the rectifier have 
significant fluctuations. As soon as synchronization is enabled, 
the output voltage ramps up to the nominal value of 24 V within 
69 ms. Note that there is no overshoot during the start-up 
process. Besides, any undesirable low-frequency fluctuations in 
the waveforms of the rectifier due to frequency asynchrony are 
eliminated. Therefore, the experimental results demonstrate the 
effectiveness of the synchronization scheme. 
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vCD1
Syn. ONSyn. OFF
24 V69 ms
  
Fig. 18. Measured waveforms of the rectifier operating with 
synchronization on/off transition. 
 
Fig. 19 (a) and (b) depict the measured waveforms of the 
rectifier operating with respect to the step-current changes 
under output voltage regulation. When the output power is 
increased from 0 W to 16 W, the output voltage experiences a 
0.6 V dip (which is 2.5% of the reference output voltage). The 
settling time for the step-up load change (i.e., from no load to 
full load) is 8 ms. Conversely, when the output power is reduced 
from 16 W to 0 W, the resulting overshoot is 0.6 V. The 
corresponding settling time for the step-down load change is 8 
ms. 
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0.6 V
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Fig. 19. Measured waveforms of the rectifier in response to step 
changes in the output power with output voltage regulation. 
 
Fig. 20 (a) and (b) show the measured waveforms of the 
rectifier in response to the input current iLs changes in light-load 
condition. When peak-to-peak value of iLs increases from 2 A 
to 3.7 A in 10 ms, the output voltage experiences an overshoot 
of 0.325 V (i.e., 1.35% of the nominal voltage). Likewise, when 
the peak-to-peak value of iLs drops from 3.7 A to 2 A in 10 ms, 
the undershoot is also 0.3 V. The measured dynamic responses 
corroborate the robustness and stability of the output voltage 
regulation against variations in load and input current. 
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Fig. 20. Measured waveforms of the rectifier in response to step 
changes in the input current with output voltage regulation. 
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 VI. CONCLUSIONS 
 
In this paper, a highly-efficient single-switch-regulated 
resonant wireless power receiver system with hybrid 
modulation is presented. The hybrid modulation scheme with 
phase-shift and pulse width modulations is employed to 
simultaneously achieve very high efficiency and good output 
regulation. A comparative study with the existing single-switch 
wireless power rectifiers highlights the conspicuous advantages 
of the proposed rectifier, which include low component count, 
simple design procedure, high efficiency, and cycle-by-cycle 
output regulation. A hardware prototype of the entire WPT 
system has been constructed and tested for experimental 
verification. The experimental results clearly demonstrate that 
high efficiency and accurate output voltage regulation of the 
proposed resonant receiver is achievable. The measurement 
results also confirm good transient responses of the output 
voltage under output voltage regulation.  
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